


Technical

Programmable Communications Unit (PCU)
Logic Diagrams



Document control number: 40-	0025
Name	_

Programmable Communications Unit (PCU)

Logic Diagrams

COMPANY CONFIDENTIAL


The information and drawings contained herein are the sole property of Computervision Corporation. Use of this document is reserved exclusively for Computervision personnel. Reproduction of this matter in whole or in part is forbidden without the express written consent of Computervision.

Table of Contents

Programmable Communication Unit
Simplified Block Diagram

Programmable Communications Unit (New) (Revision F)
DS14E682 (16 sheets)


Programmable Communications Unit (Obsolete) (Revision H)
DS14E652 (16 sheets)





Programmable Communications Unit Simplified Block Diagram

Programmable Communications Unit (New) DS14E682

	Sheet No.
Z80 Circuits (Sheet 1 of 16)	2
Two Port RAM (Sheet 2 of 16)	3
16K RAM Block 0 (Sheet 3 of 16)	4
E PROMS (Sheet 4 of 16)	5
Interrupt Vector Generator (Sheet 5 of 16)	6
DMA Personality Switches, Status Indicator, Two	
Port RAM Address Decoder (Sheet 6 of 16)	7
I/O Address Decoder, SIO, CTC (Sheet 7 of 16)	8
SIO Communications Interface (Sheet 8 of 16)	9
Device Code Logic, Z80 Busy/Done (Sheet 9 of 16)	10
FIFO ID Bytes (Sheet 10 of 16)	11
Data FIFO, DCH Registers (Sheet 11 of 16)	12
Port 0 and 1 CGP Interface (Sheet 12 of 16)	13
Port 0 and 1 Busy/Done (Sheet 13 of 16)	14
Data Channel (Sheet 14 of 16)	15
Z80 Miscellaneous Functions, DCH Address Counter	
(Sheet 15 of 16)	16
Data Channel Controller State Diagram (Sheet 16 of 16)	17










(


(


ĺ















(

•

ſ





(


1


•

/









₩a.


•


(

(

(


•





Programmable Communications Unit (Obsolete) DS14E652


	Sneet No.
Z80 Circuits (Sheet 1 of 16)	2
Two Port RAM (Sheet 2 of 16)	3
16K RAM Block 0 (Sheet 3 of 16)	4
E PROMS (Sheet 4 of 16)	5
Interrupt Vector Generator (Sheet 5 of 16)	6
DMA Personality Switches, Status Indicator, Two Port RAM Address Decoder (Sheet 6 of 16)	7
I/O Address Decoder, SIO, CTC (Sheet 7 of 16)	8
SIO Communications Interface (Sheet 8 of 16)	9
Device Code Logic, Z80 Busy/Done (Sheet 9 of 16)	10
FIFO ID Bytes (Sheet 10 of 16)	11
Data FIFO, DCH Registers (Sheet 11 of 16)	12
Port 0 and 1 CGP Interface (Sheet 12 of 16)	13
Port 0 and 1 Busy/Done (Sheet 13 of 16)	14
Data Channel (Sheet 14 of 16)	15
Z80 Miscellaneous Functions, DCH Address Counter	
(Sheet 15 of 16)	16
Data Channel Controller State Diagram (Sheet 16 of 16)	17




.

(

•






.


(


ſ


i


.





















(


(














REMARKS FORM

quality and usefulness of our public property of Computervision.	II help us in our continuous effort to cations. All comments and suggestio	ns become the
TITLE:		
Order No.:		
TECHNICAL or EDITORIAL ERF	RORS (include page number):	
SUGGESTIONS FOR IMPROVEM	IENT:	
	FROM: (Please print)	
NAME:	(Please print)	TE
	(Please print)	\TE
NAME:TITLE:COMPANY NAME	(Please print)	TE

·